

### Outline

- Electronics
- Manufacturing
- Test, diagnosis, and verification
- Test generation
- Test points and Scan
- Built-In Self-Test (BIST)
- Systems-on-chip test
- Boundary scan (IEEE 1149.1)













### Fault Models

- A defect manifests itself as a fault
- A fault is modeled by a fault model
- Example of fault models:
  - Stuck-at Fault, Bridging Fault, Shorts (Resistive shorts), Opens, Delay Faults, Transient Fault
- So far stuck-at fault model is the most used one:
- Motivations: Simple and covers quite well possible defects

### Verification, Test and Diagnosis

- <u>Verification</u> is to verify the correctness of the design. It is performed through simulation, hardware emulation, or formal methods. It is performed once prior to manufacturing. Responsible for quality of design.
- <u>Test</u> verifies the correctness of manufactured hardware. Test is a two-part process:
  - Test generation: software process executed once during design, and
  - Test application: electrical tests applied to hardware. Test application performed on every manufactured device. Responsible for quality of devices.
- Diagnosis: Identification of a specific fault that is present on DUT.





### Stuck-at Fault (SAF) Model

- A line is fixed to logic value 0 (stuck-at-0) or 1 (stuck-at-1)
- For the stuck-at fault model there are for a circuit with n lines 2\*n possible faults



- Quality of a test is given by: fault coverage = faults detected / total number of faults
- Example: 12 lines (24 faults) detect 15 faults: f.c.=15/24 (63%)



### **Deterministic Test Generation** While fault coverage < desired limit { Select an uncovered fault f Generate test for the fault f Evaluate fault coverage Needed functions to generate a test: Excite (provoke) the fault ε. Sensitize (propagate) the results to primary outputs . Justify other values in the circuit ATPG: D-algorithm ε. Path-Oriented Decision-Making (PODEM) н. Fanout-oriented Test Generation (FAN) Structure-oriented cost-reducing automatic test pattern generation (SOCRATES) •



### Fault Simulation

### Problem and Motivation

Given

- A circuit
- A sequence of test vectors
- A fault model

### Determine

- Fault coverage fraction (or percentage) of modeled faults detected by test vectors
- Set of undetected faults

### Motivation

- Determine test quality and in turn product quality
- Find undetected fault targets to improve tests

### Fault Table - Analysis

- Fault simulator may provide fault table (fault dictionary)

	F	ault					
1	2	3	4	5	6	7	8
x		х			х		
	x	х	х				
		х		x		x	
		х				х	x
	1 x	F 1 2 x x 	I     2     3       X     V     X       X     X     X       I     I     X       X     I     X       X     I     X       X     I     X	Fault       1     2     3     4       x     .x     .x     .x       x     .x     .x     .x	I       2       3       4       5         X       X       X       X       X         X       X       X       X       X         I       X       X       X       X         I       X       X       X       X         I       X       X       X       X         I       X       X       X       X         I       X       X       X       X	Fault         1       2       3       4       5       6         x       .x       .x       .x       .x       .x         x       .x       .x       .x       .x       .x	1       2       3       4       5       6       7         x       x       x       x       x       x       x         x       x       x       x       x       x       x         x       x       x       x       x       x       x         x       x       x       x       x       x       x         x       x       x       x       x       x       x         x       x       x       x       x       x       x         x       x       x       x       x       x       x         x       x       x       x       x       x       x

### **Fault Simulation**

- Fault simulation consists of a fault free and a faulty circuit simulation.
- First, a fault free simulation takes place to find the fault free output responses for all patterns.
- Second, a series of simulations take place where. For each fault, fault injection is performed, the circuit is modified to become faulty. Then, the faulty circuit is simulated to find the faulty responses.



### **Test Set Compaction**

- ATPG generates too many vectors; faults are covered by several vectors
- Test set compaction tries to reduce number of test vectors without compromising test quality
- Static test set compaction tries to remove vectors after the use of ATPG
- Dynamic test tries to remove vectors during ATPG

	f <sub>1</sub>	f <sub>2</sub>	f <sub>3</sub>	f <sub>4</sub>	f <sub>5</sub>	f <sub>6</sub>	f <sub>7</sub>
V <sub>1</sub>	х		x		х		
V <sub>2</sub>						х	x
V <sub>3</sub>	х				x		x
V <sub>4</sub>		х	х	х	х		

### **Commercial ATPG Tools**

- Commercial ATPG tools are often for combinational circuits
- Commercial tools usually make use of a random test generation for 60-80% of the faults (easy to detect) and deterministic test generation for the remaining part (hard to detect)
- Examples of commercial ATPG tools:
  - Encounter Test Cadence
  - TetraMax Synopsis
  - FastScan, FlexTest Mentor Graphics

### Test Generation for Sequential Circuits

Keep track on time frames (unroll design)



### Test Generation for Sequential Circuits

- Most real circuits are sequential
- A major problem is that the output depends not only on inputs but also on current state



### Outline

- Electronics
- Manufacturing
- Test, diagnosis, and verification
- Test generation
- Test points and Scan
- Built-In Self-Test (BIST)
- Systems-on-chip test
- Boundary scan (IEEE 1149.1)

















### **Delay Test**

- Stuck-at-fault test consist of one vector. Each vector applied at slow speed (DC-scan).
- Timing related faults need two vectors and they are to be applied on consecutive clock cycles (at normal clock speed) (AC-scan)
- At speed test:
  - Vector V1 is applied to set the circuit in its state
  - Vector V2 is applied
  - Response is captured
- Three approaches:
  - Launch-on-capture
  - Launch-on-shift
  - Enhanced scan

### 

### Launch on shift (LOS) and launch on capture (LOC)

- Launch on capture (broadside or double capture)
  - shift in test stimuli (usually at low speed). For an n-bit shift register, shift in n bits.
  - apply a capture to create transition
  - apply another capture cycle to capture the response
- Launch on shift (skewed load)
  - shift in test stimuli (usually at low speed). For an n-bit shift register, shift in n-1 bits at low speed.
  - The final bit is shifted at high speed and then a capture is applied in high speed.



### Outline

- Electronics
- Manufacturing
- Test, diagnosis, and verification
- Test generation
- Test points and Scan
- Built-In Self-Test (BIST)
- Systems-on-chip test
- Boundary scan (IEEE 1149.1)

### Built-In Self-Test

- Key component to discuss:
  - Test pattern storage/generation
  - Test stimuli storage/generation
  - Test response analysis
  - Test control
- In a non-BIST environment:
  - test generation is performed by ATPG; a tool such as FastScan can generate deterministic test patterns,
  - test stimuli and expected test responses are stored in the ATE, and
  - the ATE controls the testing and performs test evaluation.





### **Test Pattern Generation**

- How store/generate test patterns on-chip?
- Deterministic test patterns
- Exhaustive test patterns
- Pseudo-exhaustive/random test patterns
- Random test patterns
- Commercial tools usually make use of a random test generation for 60-80% of the faults (easy to detect) and deterministic test generation for the remaining part (hard to detect)

### Random Pattern Resistant Faults

- The effectiveness of a test is given based on the test's fault coverage, length, and hardware/data storage requirement.
- Probability to create a 1 at the output; 1/2<sup>n</sup> where n is the number of inputs. n=2; P=0.25, n=4; P=0.0625



### **Test Pattern Generation**

- Exhaustive test generation; simple hardware (a counter), 100% fault coverage but too time consuming
- Deterministic test generation; high fault coverage but requires ATE for test pattern storage
- Pseudo-exhaustive test generation using Linear-Feedback Shift-Registers (LFSR)



# <section-header><list-item><list-item><list-item><list-item>

### Test Response Analysis

- How store/analyze test responses on-chip?
- Compression does not loose information
- Compaction does loose information
- Compaction alternatives:
  - Parity check
  - One counting
  - Transition counting
  - Signature analysis

### **Compaction Options**

- MISR (Multiple-Input Signature Register)
  - Very high compression ratio
  - BUT: does not tolerate x-states in test responses
    - May require product logic re-design OR
    - X-state gating logic
  - Error information loss can impact diagnostics
  - Combinational space compaction
- XOR-network
  - Can be x-state tolerant (e.g., X-Compact from Intel)
  - Less compression
  - Possibly better for diagnostics

### **Response Compaction: Motivation**

- Compaction of test responses necessary for verifying the test response
- Store compacted response called signature and compare to known fault-free signature



## Time Compaction Compress test responses in the temporal dimension Compress m-bit (or word) test response stream to q-bit (or word) signature stream Time compactor is a sequential circuit (finite-state machine)





### Space Compaction

- Compress test response in the spatial dimension
- Compress k-bit-wide response stream to q-bit signature stream (k >> q)
- Space compactor is a combinational circuit









STUMPS: Self-testing using MISR and parallel shift register sequence generator



Test source: Linear Feedback Shift Register (LFSR) Test sink: Multiple Input Signature Register (MISR)

### Outline Test points and Scan Built-In Self-Test (BIST) Systems-on-chip test Boundary scan (IEEE 1149.1)

### Outline

- Electronics
- Manufacturing
- Test, diagnosis, and verification
- Test generation
- Test points and Scan
- Built-In Self-Test (BIST)
- Systems-on-chip test
- Boundary scan (IEEE 1149.1)



- Test Quality
  - Different parts (logic, memory, analog, RF) need different test methods
- Black-boxed Embedded Core
  - Implementation is not known, forced to use tests developed by provider
- Divide-and-Conquer
  - Very large SOCs are intractable for ATPG/FSim tools
  - Modular test approach allows concurrent development/engineering
- Test Reuse
  - Module will be reused in other designs



### Challenges

- Distributed Design and Test Development
  - Standardized set of deliverables
- Test Access to Embedded Modules
  - Standardized on-chip test access hardware
  - Tools for test translation
- Chip-Level Test Optimization
  - Tools to evaluate trade-offs; minimal impact on design (extra silicon, delay) at minimizing test application time and ATE memory requirement













### Non-modular Alternative





















### Boundary Scan (IEEE std. 1149.1)

- The Joint European Test Action Group (JETAG), formed in mid-80, became Joint Test Action Group (JTAG) in 1988 and formed the IEEE std 1149.1. The standard consists of:
  - Test Access Port (TAP)
  - TAP Controller (TAPC),
  - Instruction Register (IR), and
  - Data Registers (DR)

















Number	Main objectives	Status	
4440.4		Std. 1149.1-1990	
	Testing of digital chips and	Std. 1149.1a-1993	
1149.1	interconnects between chips	Std. 1149.1b-1994 (BSDL)	
		Std. 1149.1-2001	
1149.2	Extended digital serial interface	Discontinued	
1149.3	Direct access testability interface	Discontinued	
1149.4	Mixed-signal test bus	Std. 1149.4-1999	
1149.5	Standard module test and maintenance (MTM) bus	Std. 1149.5-1995 (not endorsed IEEE since 2003)	
1149.6	High-speed network interface protocol	Std. 1149.6-2003	
1149.7	Reduced-Pin and Enhanced- Functionality Test Access Port	Std.1149.7-2009	

Introduction to structured VLSI design Design for Test (DfT) - Part 2

> Erik Larsson EIT, Lund University