#### Introduction to Structured VLSI Design

Digital systems and recap

Joachim Rodrigues

Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

Intro/Recap

# Overview

- Why digital?
- Some Applications
- Device Technologies
- Digital Components
- Timing
- DFF, Latches
- Registers

Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

Intro/Recap

#### Advantages

- Advantage of digital devices
  - Reproducibility of information
  - Flexibility and functionality: easier to store, transmit and manipulate information
  - Economy: cheaper device and easier to design
- Moore's law
  - Transistor geometry
  - Chips double density (number of transistor) every 18 months
  - Devices become smaller, faster and cheaper
  - Now a chip consists of hundreds of million gates
  - And we can have a "wireless-PDA-MP3-playercamera-GPS-cell-phone" gadget very soon (statement after 2005)

### Applications of digital systems

- "Digitization" has spread to a wide range of applications, including information (computers), telecommunications, control systems etc.
- Digital circuitry replaces many analog systems:
  - Audio recording: from tape to music CD to MP3 (MPEG Layer 3) player
  - Image processing: from silver-halide film to digital camera
  - Telephone switching networks
  - Combustion control in car engines

#### Challenge

#### Implement the best HW realization. Best??




loachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

Intro/Recap

#### **Application Domain Specific Computing**

#### Power




**Flexibility** 

Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design


jrs@eit.lth.se

Intro/Recap

# Chip power density



#### Intel 4004:1972




- First micro-processor on a single chip
- 2300 transistors
- 0.3 mm x 0.4 mm
- 4 bit words
- Clock: 0.108 MHz

You will have the possibility to design a more powerful processor in one of our courses

Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

#### Intel Pentium 4



- 42 000 000 transistors.
- 0.18 micron CMOS
- Clock: 1.5 GHz
- Die: 20 mm<sup>2</sup>


Baseband ASIC of a modern mobile phone has easily 10 times more transistors.

Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

Intro/Recap

# SandyBridge




- 32 nm 64 bit
- 4 995 000 000 Transistors
- ~3.5 GHz
- 216 mm<sup>2</sup> (10x Pentium 4)

Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design


jrs@eit.lth.se

Intro/Recap

## SandyBrigge on a wafer



# Typical well know processor



- 90 nm process
- 8 processors


Playstation

# Cardiac Pacemaker

1958 Recharge after 14 days



2000 Replacement after 7-20 years Programable



Battery


Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se


Intro/Recap

# Chest X-Rays

Dual chamber pacemaker



Single chamber pacemaker




Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

Intro/Recap

# **Bionic Ear**







Skull X-Rays



Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

#### How to implement a digital system

- No two applications are identical and every one needs certain amount of customization
- Basic methods for customization
  - "General-purpose hardware" with custom software
    - General purpose processor: e.g., performance-oriented processor (e.g., Pentium), cost-oriented processor (e.g., PIC micro-controller)
    - Special purpose processor: with architecture to perform a specific set of functions: e.g., DSP processor (to do multiplication-addition), network processor (to do buffering and routing), "graphic engine" (to do 3D rendering)

Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

Intro/Recap

#### Digital sytems

- Custom hardware
- Custom software on a custom processor (known as hardware-software co-design)
- Trade-off between Programmability, Coverage, Cost, Performance, and Power consumption
- A complex application contains many different tasks and use more than one customization methods

Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

Intro/Recap

## Classification of device technologies

- Classification:
  - Full-custom ASIC
  - Standard cell ASIC
  - Gate array ASIC (80's)
  - Complex field programmable logic device (FPGA)
  - Simple field programmable logic device
  - Off-the-shelf SSI (Small Scaled IC)/MSI (Medium Scaled IC) components

#### Standard-Cell ASIC

- Circuit made of a set of pre-defined logic, known as standard cells
- E.g., basic logic gates, 1-bit adder, D FF etc
- Layout of a cell is pre-determined, but layout of the complete circuit is customized
- Masks needed for all layers
- Processors are build as standard cell ASICS

#### Complex Field Programmable Device

- Device consists of an array of generic logic cells and general interconnect structure
- Logic cells and interconnect can be "programmed" by utilizing "semiconductor fuses or "switches"
- Customization is done "in the field"
- Two categories:
  - CPLD (Complex Programmable Logic Device)
  - FPGA (Field Programmable Gate Array) will be used in the Lab
- No custom mask needed

loachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

Intro/Recap

#### Comparison of technology

- Area (Size): silicon "real-estate"
  - Standard cell is the smallest since the cells and interconnect are customized
  - FPGA is the largest
    - · Overhead for "programmability"
    - Capacity cannot be completely utilized
- Speed (Performance)
  - Time required to perform a task
- Power
- Cost

oachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design


jrs@eit.lth.se

Intro/Recap

#### Cost

- Types of cost:
  - NRE (Non-Recurrent Engineering) cost: one-time, perdesign cost
  - Part cost: per-unit cost
  - Time-to-market "cost" loss of revenue
- Standard cell: high NRE, small part cost and large lead time (up to several years)
- FPGA: low NRE, large part cost and small lead time

# Graph of per-unit cost



$$C_{per\_unit} = C_{per\_part} + \frac{C_{nre}}{\text{units produced}}$$

# Summary of technology

<i>ዲ</i> ጣን	FPGA	Gate array	Standard cell
tailored masks	0	3 to 5	15 or more
area			best (smallest)
speed			best (fastest)
power			best (minimal)
NRE cost	best (smallest)		,
per part cost			best (smallest)
design cost	best (easiest)		
time to market	best (shortest)		
per unit cost	,	depend on volume	

- Trade-off between optimal use of hardware resource and design effort/cost
- · No single best technology
- Application (medical, mobile, ...)

loachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

Intro/Recap

#### Recap

Following slides should fresh up your memory

Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se


Intro/Recap

# "Digital" is an Abstraction

Only if we guarantee to meet the timing requirements ... do the components guarantee to behave as intended.

# **Digital Circuits**

- Binary numbers: "0" and "1" or "False" and "True"
- Represented by voltages:
  - "0" / "False" is 0 V
  - "1" / "True" is e.g. 2.5 V (much lower (<1V) in newer technologies)
- Digital is an abstraction
  - Discrete values: 0 or 1
  - Discrete time (clock defines when valid):




Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se


#### Two Basic Digital Components

# Combinatorial Logic



i.e. a function that is always evaluated when an input changes. Can be expressed by a truth table.

# Register



if clk'event and clk='1' then if en='1' then Q <= D:

i.e. a stored variable, Edge triggered D Flip-Flop with enable.


loachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

Intro/Recap

Intro/Recap

#### **Combinatorial Logic Timing**




Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design


jrs@eit.lth.se

Intro/Recap

# Register timing




# A small exercise/problem



oachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

# Critical path

- ...begin to explore the construction of digital systems with complex behavior
  - Example:  $K = (A +_1 B) *_1 (C +_2 D *_2 E)$
- Combinatorial circuit:




- Fast (low latency)
- Not flexible
- Expensive
- Latency of MUL?
- Throughput?

Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se


Intro/Recap

# In the Laundry Processing Plant




# **Pipelining**

- ...begin to explore the construction of digital systems with complex behavior
  - Example:  $K = (A +_1 B) *_1 (C +_2 D *_2 E)$
- Combinational circuit:



- Fast (low latency)
- Not flexible
- Expensive
- Latency of MUL?
- Throughput?


# **Combinational Logic**



F	Y
000 001 010 011 100 101 110	A + B A - B A - 1 A and B A or B A * B etc.


#### Selection

#### MUX



sel[1:0]

#### BUS




Shared bus with multiple drivers, only one driver may drive the bus, the others must be "disconnected" (high impedance / 'Z')

Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

Intro/Recap

#### Registers (Flip-Flop's)




Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

Intro/Recap

## D Latch vs. D Flip-Flop

- Latch is level-sensitive: Stores D when C=1
- Flip-flop is edge triggered: Stores D when C changes from 0 to 1
  - Saying "level-sensitive latch," or "edge-triggered flip-flop," is redundant
  - Two types of flip-flops -- rising or falling edge triggered.
- Comparing behavior of latch and flip-flop:





# D Flip-Flop

- Flip-flop: Bit storage that stores on clock edge, not level
- One design -- master-servant
  - Two latches, output of first goes to input of second, master latch has inverted clock signal
  - So master loaded when C=0, then servant when C=1
  - When C changes from 0 to 1, master disabled, servant loaded with value that was at D just before C changed -- i.e., value at D during rising edge of C




Note: Hundreds of different flipflop designs





40

#### D Flip-Flop



We will use positive edge triggered FFs

41


Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

Intro/Recap

#### D Flip-Flop

- Solves problem of not knowing through how many latches a signal travels when C=1
  - In figure below, signal travels through exactly one flip-flop, for Clk\_A or Clk\_B
  - Why? Because on rising edge of Clk, all four flip-flops are loaded simultaneously -- then all four no longer pay attention to their input, until the next rising edge. Doesn't matter how long Clk is 1.



42


Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

Intro/Recap


# **Basic Register**

- · Typically, we store multi-bit items
  - e.g., storing a 4-bit binary number
- Register: multiple flip-flops sharing clock signal
  - From this point, we'll use registers for bit storage
    - No need to think of latches or flip-flops
    - · But now you know what's inside a register



## 

# Programmable Structure



- Scheduling / ordering / sequencing of operations
- Mapping / allocation:
  - Variables -> {Reg1, ..., RegN}
  - Operations -> {MUL, ADD, ALU, ... ,}
- Concurrency?
- Data dependent latency?

43



Joachim Rodrigues, EIT, LTH, Introduction to Structured VLSI Design

jrs@eit.lth.se

