

# EITF20: Computer Architecture Part 5.1.1: Virtual Memory

Liang Liu liang.liu@eit.lth.se




Lund University / EITF20/ Liang Liu 2015

# Outline

- Reiteration
- Virtual memory
- Case study AMD Opteron
- Summary



# **Memory hierarchy**



# **Cache performance**

Execution Time =

 $\textit{IC} * (\textit{CPI}_{\textit{execution}} + \frac{\textit{mem accesses}}{\textit{instruction}} * \textit{miss rate} * \textit{miss penalty}) * \textbf{T}_{C}$ 

Three ways to increase performance:

- Reduce miss rate
- Reduce miss penalty
- Reduce hit time
- ... and increase bandwidth

remember:

Execution time is the only true measure!



# **Cache optimization**

	Hit time	Band- width	Miss penalty	Miss rate	HW complexity
Simple	+			-	0
Addr. transl.	+				1
Way-predict	+				1
Trace	+				3
Pipelined	-	+			1
Banked		+			1
Nonblocking		+	+		3
Early start			+		2
Merging write			+		1
Multilevel			+		2
Read priority			+		1
Prefetch			+	+	2-3
Victim			+	+	2
Compiler				+	0
Larger block			-	+	0
Larger cache	-			+	1
Associativity	-			+	1001001201

NIT RVMOLT

# **Reduce miss rate**

#### The three C's:

- Compulsory misses in an infinite cache
- Capacity misses in a fully associative cache
- Conflict misses in an N-way associative cache

#### How do we reduce the number of misses?


- Change cache size?
- Change block size?
- Change associativity?
- Change compiler?
- Other tricks!

#### Which of the three C's are affected?



## **Reduce misses 1: increase block size**


Increased block size utilizes the spatial locality
 Too big blocks increases miss rate
 Big blocks also increases miss penalty



#### Beware - impact on average memory access time

## **Reduce misses 2: change associativity**

Rule of thumb: A direct mapped cache of size N has the same miss rate as a 2-way set associative cache of size N/2



#### Beware - impact on average memory access time



#### Basic idea: Reorganize code to improve locality

#### Merging Arrays

Improve spatial locality by single array of compound elements vs. 2 arrays

#### Loop Interchange

Change nesting of loops to access data in order stored in memory

#### Loop Fusion

Combine two independent loops that have same looping and some variables overlap

#### Blocking

 Improve temporal locality by accessing "blocks" of data repeatedly vs. going down whole columns or rows



#### Merging Arrays

Improve spatial locality by single array of compound elements vs. 2 arrays

/\* Before \*/
int val[SIZE];
int key[SIZE];

```
/* After */
struct merge {
    int val;
    int key;
};
struct merge merged_array[SIZE];
```

#### Reduces conflicts between val and key






#### Loop Interchange

- Change nesting of loops to access data in order stored in memory
- If x[i][j] and x[i][j+1] are adjacent (row major)

```
/* Before */
for (k = 0; k < 100; k++)
for (j = 0; j < 100; j++)
for (i = 0; i < 5000; i++)
x[i][j] = 2 * x[i][j];</pre>
```



Depending on the storage of the matrix Sequential accesses instead of striding through memory every 100 words




Block (matrix multiplication)

```
/* Before */
for (i = 0; i < N; i++)
for (j = 0; j < N; j++) {
    r = 0;
    for (k = 0; k < N; k++)
        r = r + y[i][k]*z[k][j];
        x[i][j] = r;
}</pre>
```



White means not touched yet
 Light gray means touched a while ago
 Dark gray means newer accesses




© 2003 Elsevier Science (USA). All rights reserved.




```
/* After */
for (jj = 0; jj < N; jj = jj+B)
for (kk = 0; kk < N; kk = kk+B)
for (i = 0; i < N; i++)
for (j = jj; j < min(jj+B-1,N); j++) {
    r = 0;
    for (k = kk; k < min(kk+B-1,N); k++)
        r = r + y[i][k]*z[k][j];
        x[i][j] = x[i][j] + r;
}</pre>
```








## Summary of Compiler Optimizations to Reduce Cache Misses



# **Reduce misses 4: Victim cache**

# How to combine fast hit time of direct mapped yet still avoid conflict misses?



#### Victim cache operation

- On a miss in L1, we check the Victim Cache
- If the block is there, then bring it into L1 and swap the ejected value into the victim cache
- If not, fetch the block from the lower levels

#### 🖵 Norman Jouppi,1990

 a 4-entry victim cache removed 25% of conflict misses for a 4 Kbyte direct mapped cache

# Used in AMD Athlon, HP and Alpha machines



# Outline

# Reiteration

#### Virtual memory

- Case study AMD Opteron
- Summary




# **Virtual memory**



Above: The Burrough B5000 computer. The first commercial machine with virtual memory (1961).

Right: First experimental virtual memory. The Manchester Atlas computer, which had virtual memory backed on a magnetic drum.



# **Memory hierarchy tricks**


Use two "magic" tricks

 Make a slow memory seem faster (Without making it smaller)

cache memory



# Memory tricks (techniques)




"An engineer is a man who can do for a **dime** what any other can do for a **dollar**" — Anonymous "An engineer is a man who can do for **16G** what any other can do for **infinite**." — Anonymous



# **OS Processes/Virtual memory**


- Run several programs at the same time
- Each having the full address space available (but only use part of it)
- Sharing physical memory among processes
- Reside and execute anywhere in memory Relocation
- Program uses virtual memory address
- Virtual address is translated to physical address
- Should be completely transparent to program, minimal performance impact





### **Process address spaces**

Process #1



P

# **Virtual memory benifits**

#### Using physical memory efficiently

- Allowing software to address more than physical memory
- Enables programs to begin before loading fully (some implementations)
- Programmers used to use overlays and manually control loading/unloading (if the program size is larger than mem size)

#### Using physical memory simply


- Virtual memory simplifies memory management
- Programmer can think in terms of a large, linear address space

#### Using physical memory safely

- Virtual memory protests process' address spaces
- Processes cannot interfere with each other, because they operate in different address space (or limited mem space)
- User processes cannot access priviledged information



# Virtual memory concept



#### Is part of memory hierarchy

- The virtual address space is divided into pages (blocks in Cache)
- The physical address space is divided into page frames
  - A miss is called a page fault
  - Pages not in main memory are stored on disk

#### The CPU uses virtual addresses

We need an address translation (memory mapping) mechanism




# "Virtual"

#### Why "virtual"?

- If you think it's there, and it's there... it's real
- If you think it's not there, and it's not there... it's non-existent
- If you think it's not there, and it's there... it's transparent
- If you think it's there, and it's not there... it's imaginary

#### Virtual memory is imaginary memory


• It gives you the illusion of memory that's not physically there





# 4 memory hierarchy questions

- Q1: Where can a block be placed in the upper level? (Block placement)
- **Q2:** How is a block found if it is in the upper level?
- (Block identification)
- Q3: Which block should be replaced on a miss?
- (Block replacement)
- Q4: What happens on a write?
- (Write strategy)



# **Virtual memory parameters**

	Regs	L1	L2	Main memory	Disk
Access (ns)	0.2	0.5	7	100	10 000 000
Capacity (kB)	1	32	1 000	8 000 000	1 000 000 000
Block size (B)	8	64	128	4 000 - 16 0000	

#### Size of VM determined by no of address bits

- 32-bits: ~4,000,000,000 (four billion) bytes
- 64-bits: ~16,000,000,000,000,000 (sixteen quintillion) bytes

#### The backing store for VM (paging (swap) partition on disk) is shared with the file system




# Page placement

#### Where can a page be placed in main memory?

- Cache access: ~ ns
- Memory access: ~ 100 ns
- Disk access: ~ 10, 000, 000 ns

### $\implies$ HIGH miss penalty



# Page placement

#### Where can a page be placed in main memory?

- Cache access: ~ ns
- Memory access: ~ 100 ns
- Disk access: ~ 10, 000, 000 ns

### ⇒ HIGH miss penalty

#### The high miss penalty makes it

- Necessary to minimize miss rate
- Possible to use software solutions to implement a fully associative address mapping



# **Page identification**

#### Assume


- 4GB VM composed of 2<sup>20</sup> 4KB pages
- 64MB DRAM main memory composed of 16384 (2<sup>14</sup>) page frames (of same size)

# Only those pages (of the 2<sup>20</sup>) that are not empty actually exist


- Each is either in main memory or on disk
- Can be located with two mappings (implemented with tables)

Virtual address VA	= (virtual page number, page offset) = (VPN, offset)			
32 bits	= (20 bits +	12 bits)		
Physical address	= (real page number,	page offset)		
PA	= (RPN,	offset)		
26 bits	= (14 bits +	12 bits)		

# **Page identification**



# Page identification: address mapping



Contains Real Page Number

Miscellaneous control information

- valid bit,
- dirty bit,
- replacement information,
- access control

4Byte per page table entry
 Page table will have
 2<sup>20\*</sup>4=2<sup>22</sup>=4MByte

□ 64 bit virtual address,16 KB pages  $\rightarrow$  $2^{64}/2^{14*}4=2^{52}=2^{12}$ TByte

One PT per program (100 program?)

### Solutions

- Multi-level page table
- Inverted page table




# **Multi-level PT**

#### **Problem:**

- Can't hold all of the page tables in memory
- 1-Level Page Table can only be stored in memory (PA is needed)

#### Solution: Page the page tables!

Allow portions of the page tables to be kept in memory at one time



# **Multi-level PT**

#### □ With two levels of page tables, how big is each table?

- Say we allocate 10 bits to the primary page, 10 bits to the secondary page, 12 bits to the page offset
- Primary page table is then 2^10 \* 4 bytes per PTE = 4 KB
- Secondary page table is also 4 KB
- That's exactly the size of a page on most systems ...

#### Issues

- Page translation has very high overhead (may have page fault for the 2<sup>nd</sup> level PT)
- Up to three memory accesses plus potential disk I/Os!!




# **Inveted page table**

#### Concept

- Contains an entry for each **physical** page, not for each **logical** page.
- The size is proportional to physical memory, not the virtual address space

#### Feature

- Only one in the system (stores reverse mappings for all processes)
- Each entry contains has a tag containing the task id and the VA






## Virtual memory access

#### Access steps

- CPU issues a load for virtual address
- Split into page, offset
- Look-up in the page table (main memory) to translate page
- Concatenate translated page with offset → physical address
- A read is done from the main memory at physical address
- Data is delivered to the CPU




#### 2 memory accesses!

## How do we make the page table look-up faster?

# Page identification (TLB)

- How do we avoid two (or more) memory references for each original memory reference?
  - Cache address translations Translation Look-aside Buffer (TLB)







# Page identification (TLB)

#### Translation look aside buffer (translation buffer)

- Tag: virtual address
- Data portion: physical address, control bits
- This example: Fully associative placement




### **Address translation and TLB**






### **Reduce hit time 2: Address translation**

Processor uses virtual addresses (VA) while caches and main memory use physical addresses (PA)




Use the virtual address to index the cache in parallel





### **Reduce hit time 2: Address translation**


Use virtual addresses to both index cache and tag check



Processes have different virtual address spaces (mapping)

Two virtual addresses may map to the same physical address – synonyms or aliases

## **Address translation cache and VM**





## Page replacement

Most important: minimize number of page faults

- Replacement in cache handled by HW
- Replacement in VM handled by SW

### Page replacement strategies:

FIFO – First-In-First-Out

### LRU – Least Recently Used

- Approximation
- Each page has a reference bit that is set on a reference
- The OS periodically resets the reference bits
- When a page needs to be replaced, a page with a reference bit that is not set is chosen



# Write strategy

#### Write back or Write through?

#### □ Write back! + dirty bit

#### Write through is impossible to use:

- Too long access time to disk
- The write buffer would need to be very large
- The I/O system would need an extremely high bandwidth



## Page size

### Larger page size?

### Advantages

- Size of page table =  $k * \frac{2^{addrbits}}{2^{pagebits}} \sim \frac{1}{page size}$
- More efficient to transfer large pages
- More memory can be mapped → reducing TLB misses (# of entries in TLB is limited)

### 🗖 Disadvantages

- More wasted storage, internal fragmentation
- High bandwidth requirement
- Long process start-up times (if the process size is smaller than page size)



# Cache vs VM

	Cache-MM	MM-disk	
Access time ratio ("speed gap")	1:5 - 1:15	1:10000 - 1:1000000	
Hit time	1-2 cycles	40-100 cycles	
Hit ratio	0.90-0.99	0.99999-0.9999999	
Miss (page fault) ratio	0.01-0.10	0.0000001-0.000001	
Miss penalty	10-100 cycles	1M-6M cycles	
CPU during block transfer	blocking/non-blocking	task switching	
Block (page) size	16-128 bytes	4Kbytes - 64Kbytes	
Implemented in	hardware	hardware + software	
Mapping	Direct or set-associative	Page table ("fully associative")	
Replacement algorithm	Not crucial	Very important (LRU)	
Write policy	Many choices	Write back	
Direct access to slow memory	Yes	No	




## Outline

Reiteration
 Virtual memory
 Case study AMD Opteron
 Summary


Y link 1 128-b 512kB L1 Data 12 Store Cache Cache Share Execution Ctl Fetch/ Decode L1 Inst ranch Northbridge Core 3 Core 4 HT PHY, link 4 Slow I/O Fuses D PLL Thermal

# **Memory overview**





## **Basic L1 data cache**




© 2007 Elsevier, Inc. All rights reserved.

- G4 Kbyte, 64 byte block size ⇒ 1024 blocks
- write-back, write allocate
- □ 2-way set associative ⇒ 512 sets
- 8 block write buffer (victim)
- LRU 1 bit




## Data TLB

- **40** page table entries
- Fully associative
- Valid bit, kernel & user read/write permissions, protection




## Page table structure







# AMD Opteron cache + TLB



# **AMD64 Memory space**



## The memory hierarchy of AMD Opteron



- Separate Instr & Data TLB and Caches
- 2-level TLBs
- L1 TLBs fully associative
- L2 TLBs 4 way set associative
- Write buffer (and Victim cache)
- Way prediction
- **Line prediction: prefetch**
- hit under 10 misses
  - I MB L2 cache, shared, 16 way set associative, write back



# Outline

Reiteration
Virtual memory
Case study AMD Opteron
Summary




# **Summary memory hierarchy**

Memory hierarchy	ry performance gap with several levels of locality		
Cache memories:	Virtual memory:		
Fast, small - Close to CPU	Slow, big - Close to disk		
Hardware	Software		
TLB	• TLB		
CPU performance equation	Page-table		
<ul> <li>Average memory access time</li> </ul>	<ul> <li>Very high miss penalty miss rate must be low</li> </ul>		
<ul> <li>Optimizations</li> </ul>	<ul> <li>Also facilitates: relocation; memory protection; and multiprogramming</li> </ul>		
Same 4 design questi	ons - Different answers		



## **Program behavior vs cache organization**



# **Example organizations**

MPU	AMD Opteron	Intel Pentium 4	IBM Power 5	Sun Niagara
Instruction set architecture	80x86 (64b)	80x86	PowerPC	SPARC v9
Intended application	desktop	desktop	server	server
CMOS process (nm)	90	90	130	90
Die size (mm <sup>2</sup> )	199	217	389	379
Instructions issued/clock	3	3 RISC ops	8	1
Processors/chip	2	. 1	2	8
Clock rate (2006)	2.8 GHz	3.6 GHz	2.0 GHz	1.2 GHz
Instruction cache per processor	64 KB, 2-way set associative	12000 RISC op trace cache (~96 KB)	64 KB, 2-way set associative	16 KB, 1-way set associative
Latency L1 I (clocks)	2	4	1	1
Data cache per processor	64 KB, 2-way set associative	16 KB, 8-way set associative	32 KB, 4-way set associative	8 KB, 1-way set associative
Latency L1 D (clocks)	2	2	2	1
TLB entries (I/D/L2 I/L2 D)	40/40/512/512	128/54	1024/1024	64/64
Minimum page size	4 KB	4 KB	4 KB	8 KB
On-chip L2 cache	2 x 1 MB, 16-way set associative	2 MB, 8-way set associative	1.875 MB, 10-way set associative	3 MB, 2-way set associative
L2 banks	2	1	3	4
Latency L2 (clocks)	7	22	13	22 I, 23 D
Off-chip L3 cache	-	-	36 MB, 12-way set associative (tags on chip)	—
Latency L3 (clocks)			87	
Block size (L1I/L1D/L2/L3, bytes)	64	64/64/128/—	128/128/128/256	32/16/64/
Memory bus width (bits)	128	64	64	128
Memory bus clock	200 MHz	200 MHz	400 MHz	400 MHz
Number of memory buses	1	1	4	4