

EITF20: Computer Architecture Part2.1.1: Instruction Set Architecture

Liang Liu liang.liu@eit.lth.se



Lund University / EITF20/ Liang Liu 2015

Outline

- Reiteration
- Instruction Set Principles
- **The Role of Compilers**



Main Content

- **Computer Architecture**
- Performance
- Quantitative Principles



What Computer Architecture?

Design

- ISA
- Orgnization (microarchitecture)
- Implementation

DTo meet requirements of

- Functionality (application, standards...)
- Price
- Performance
- Power
- Reliability
- Compatability
- Dependability
- .



Performance

□ Time to complete a task (T_{exe})

Execution time, response time, latency

Task per day, hour...

- Total amount of tasks for given time
- Thoughput, bandwidth

Application	$\Leftarrow\!\!=$	Answers/month
Programming	\Leftarrow	Response time (seconds)
language	\Leftarrow	Operations/second
Compiler		
Instruction set	\Leftarrow	MIPS/MFLOPS
Data-path control	\Leftarrow	Megabytes/second
Functional units		
Transistors, wires, pins	\Leftarrow	Cycles per second (clock rate

MIPS = millions of instructions per second MFLOPS = millions of FP operations per second



Quantitative Principles

This is intro to design and analysis

- Take advantage of parallelism
 ILP, DLP, TLP, ...
- Principle of locality
 - □ 90% of execution time in only 10% of the code
- Focus on the common case
 - In makeing a design trade-off, favor the frquent case ove the infrequent case
- Amdahl's Law
 - □ The performance improvement gained from uisng faster mode is limited by the fraction of the time the faster mode can be used
- The Processor Performance Equation



Amdahl's Law

Enhancement E accelerates a fraction F of a program by a factor S



Speedup due to enhancement E: $Speedup(E) = \frac{T_{exe}(without E)}{T_{exe}(with E)} = \frac{Performance(with E)}{Performance(without E)}$

$$T_{exe}(with E) = T_{exe}(without E) * [(1 - F) + F/S]$$

Speedup(E) = $\frac{T_{exe}(without E)}{T_{exe}(with E)} = \frac{1}{(1-F)+F/S}$

Best you could ever hope to do:

Speedup_{maximum} =
$$\frac{1}{(1 - Fraction_{enhanced})}$$

Amdahl's Law: example

New CPU is 10 times faster! 60% for I/O which remains almost the same...

$$Speedup_{overall} = \frac{1}{(1 - Fraction_{enhanced})} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}$$
$$= \frac{1}{(1 - 0.4) + \frac{0.4}{10}} = \frac{1}{0.64} = 1.56$$

Apparently, its human nature to be attracted by 10X faster, vs. keeping in perspective its just 1.6X faster



Amdahl's Law: example



*

Aspect of CPU performance

CPUtime = Execution time = seconds/program =



	IC	CPI	T_c
Program	Х		
Compiler	Х	(X)	
Instr. Set	Х	Х	
Organization		Х	Х
Technology			Х



Instructions are not created equally

"Average Cycles per Instruction"

CPI_{op} = Cycles per Instruction of type op

 $IC_{op} =$ Number of executed instructions of type op

$$CPUtime = T_c * \sum (CPI_{op} * IC_{op})$$

"Instruction frequency"

$$\overline{CPI} = \sum (CPI_{op} * F_{op})$$
 where $F_{op} = IC_{op}/IC$



Average CPI: example

Ор	Fop	CPI _{op}	Fop * CPIop	% time
ALU	50 %	1	0.5	(33 %)
Load	20 %	2	0.4	(27 %)
Store	10 %	2	0.2	(13 %)
Branch	20 %	2	0.4	(27 %)
CPI	=	=	1.5	

Invest resources where time is spent!



Outline

Reiteration

Instruction Set Principles

The Role of Compilers



Instruction Set

 Serves as an interface between software and hardware
 Provides a mechanism by which the software tells the hardware what should be done





Interface Design

A good interface

- Lasts through many implementations (portability, compatibility)
- Can be used in many different ways (generality)
- Provides sufficient functionality to higher levels
- Permits an efficient implementation at lower levels





Example: RISC-CICS

RISC (Reduced Instruction Set Computing)

- Simple instructions
- MIPS, ARM, ...
- Easier to design, build
- Less power
- Larger code size (IC), but in total (byte)?
- Easier for compiler, but for optimization?

CISC (Complex Instruction Set Computing)

- Complex instructions
- VAX, Intel 80x86 (now RISC-like internally), ...

http://cs.stanford.edu/people/eroberts/courses/soco/proj ects/risc/risccisc/



Example: RISC-CICS





ISA Classification

What's needed in an instruction set?

- Addressing
- Operands
- Operations
- Control Flow

Classification of instruction sets

- Register model
- The number of operands for instructions
- Addressing modes
- The operations provided in the instruction set
- Type and size of operands
- Control flow instructions
- Encoding



ISA Design Issues

Where are operands stored?

registers, memory, stack, accumulator

How many explicit operands are there?

• 0, 1, 2, or 3

How is the operand location specified?

register, immediate, indirect, ...

What type & size of operands are supported?

byte, int, float, double, string, vector. . .

What operations are supported?

add, sub, mul, move, compare . . .

How is the operation flow controlled?

• branches, jumps, procedure calls . . .

What is the encoding format

fixed, variable, hybrid...



ISA Classes: Where are operands stored



VM·CARO,



ISA Classes

How are operands accessed by the CPU?

Temporary	Examples	Explicit	Result	Accessing
storage		operands	destination	operands
stack	B5500	0	stack	Push, Pop
Accumulator	PDP-8	1	Accumulator	Load/Store
Register	IBM 360	2 or 3	Register	Load/Store
(GPR)	VAX		or	or
	MIPS		Memory	Reg/Mem
	80x86			

Only GPR (General Purpose Register) architectures are used today.



Example: C=A+B

Stack	Accumulator	Register (register-memory)	Register (load- store)
Push A	Load A	Load R1, A	Load R1,A
Push B	Add B	Add R1, B	Load R2, B
Add	Store C	Store C, R1	Add R3, R1, R2
Pop C			Store C, R3



ISA Classes

Accumulator 1-address	(before 1960): add A	$acc \leftarrow acc + mem[A]$
Stack (1960s	to 1970s):	
0-address	add	$tos \leftarrow tos + next$
Memory-Mem	nory (1970s to 198	80s):
2-address 3-address	add A, B add A, B, C	$mem[A] \leftarrow mem[A] + mem[B]$ $mem[A] \leftarrow mem[B] + mem[C]$
Register-Men	nory (1970s to pre	esent, e.g. 80x86):
2-address	add R1, A Ioad R1, A	$R1 \leftarrow R1 + mem[A]$ $R1 \leftarrow mem[A]$
Register-Reg	ister (Load/Store)	(1960s to present, e.g. MIPS):
3-address	add R1, R2, R3 load R1, R2 store R1, R2	$R1 \leftarrow R2 + R3$ $R1 \leftarrow mem[R2]$ $mem[R1] \leftarrow R2$



Evolution of ISA



GPR (General Purpose Register)

Registers are much faster than memory (even cache)

- Register values are available "immediately"
- When memory isn't ready, processor must wait ("stall")

Registers are convenient for variable storage

- Compiler assigns some variables (especially frequently used ones) just to registers
- More compact code since small fields specify registers (compared to memory addresses)

Disadvantages

- Higher instruction count
- Dependent on good compiler (Reg. assignment)
- Higher hardware cost (comparing to MEM)



Register File

Example: 4-word register file with 1 write port and two read ports





Memory Architecture



Reg v.s. Mem (65nm CMOS)

	Register Bank	Memory
Size	256*4Byte	1K*4Byte
Area	0.14mm ²	0.04mm ²
Density	7KB/mm ²	100KB/mm ²



Stack v.s. GPR

Advantages

Very compact object code

Push A	Load R1,A
Push B	Load R2, B
Add	Add R3, R1, R2

- Simple compilers (no reg. assignment)
- Minimal processor state (simple hardware)

Disadvantages

More memory references (if stack is implemented with MEM)

X+1 load X, push to memory load 1, push to memory pop 2 values from memory, add, and push result to memory

- Factoring out common subexpressions has high cost
- Can add some registers (hybrid)



Memory Addressing

A 32 bit (4Byte) integer variable (0x01234567) stored at address 0x100

• Big Endian

Least significant byte has highest address

0x100 0x101 0x102 0x103



Little Endian

Least significant byte has lowest address

0x100 0x101 0x102 0x103

<mark>67 45 23 01</mark>			67	45	23	01		
--------------------------	--	--	----	----	----	----	--	--

Important for exchange of data, (and strings)



Memory Addressing

Memory is generally byte addressed and provides access for

bytes (8 bits), half words (16 bits), words (32 bits), and double words(64 bits)

Access to data-objects > 1 byte?

An architecture may require that data is aligned:

- Adreess index is multiple of date type size (depending on memory implementation)
- byte always aligned
- half word (16 bits) aligned at byte offsets 0,2,4,6,...
- word (32 bits) aligned at byte offsets 0,4,8,12,...
- double word (64 bits) aligned at byte offsets 0,8,16,24,...



Memory Alignment





Memory Alignment

			Value o	f 3 low-orde	er bits of by	te address		
Width of object	0	1	2	3	4	5	6	7
1 byte (byte)	Aligned	Aligned	Aligned	Aligned	Aligned	Aligned	Aligned	Aligned
2 bytes (half word)	Alig	gned	Alig	ned	Alig	ned	Alig	ned
2 bytes (half word)		Misa	ligned	Misal	igned	Misali	gned	Misaligned
4 bytes (word)		Al	igned			Alig	ned	
4 bytes (word)		Misaligned					Misaligned	
4 bytes (word)		Misalig			igned		Misa	ligned
4 bytes (word)				Misa	ligned		Misaligned	
8 bytes (double word)		Aligned						
8 bytes (double word)		Misaligned						
8 bytes (double word)		Misaligned						A Standard
8 bytes (double word)		Misaligned						
8 bytes (double word)		Misaligned						
8 bytes (double word)	Misaligned							
8 bytes (double word)	A STORY	Misaligned					aligned	
8 bytes (double word)		Misaligned						

Figure B.5 Aligned and misaligned addresses of byte, half-word, word, and double-word objects for byteaddressed computers. For each misaligned example some objects require two memory accesses to complete. Every aligned object can always complete in one memory access, as long as the memory is as wide as the object. The figure shows the memory organized as 8 bytes wide. The byte offsets that label the columns specify the low-order 3 bits of the address.

VM.CA

Addressing Mode	Example
1. Register direct	Add R4, R3
2. Immediate	Add R4, #3
3. Displacement	Add R4, 100(R1)
4. Register indirect	Add R4, (R1)
5. Indexed	Add R4, (R1 + R2)
6. Direct	Add R4, (1000)
7. Memory Indirect	Add R4, @(R3)
3. Auto-increment	Add R4, (R2)+
9. Auto-decrement	Add R4, (R2)-
10. Scaled	Add R4, 100(R2)[R3]

Action R4 < -R4 + R3R4 < -R4 + 3R4 <- R4 + M[100 + R1] R4 < -R4 + M[R1]R4 < -R4 + M[R1 + R2]R4 <- R4 + M[1000] R4 <- R4 + M[M[R3]] R4 < -R4 + M[R2]R2 <- R2 + d R4 < -R4 + M[R2]R2 <- R2 - d R4 <- R4 + M[100 + R2 + R3*d

Memory addressing mode (one VAX)

Are all these addressing modes needed?



How many bits are needed for address displacement?



How important are immediats?



How many bits are needed for immediate?



NN

39 Lund University / EITF20/ Liang Liu 2015

What does it mean?

0010000010010000110100100100001



What does it mean?

0010000010010000110100100100001

001000	00010	01000	0110100100100001
instruction	source	target	immediate
ADDI	2	8	26913

ADDI R8, R2, 26913



41 Lund University / EITF20/ Liang Liu 2015

Types and sizes of operands

integer

In the second second

character

packed decimal

□... etc ...



Floating point





Floating point v.s. fixed point

	32, 64bit Fixe (with 2, 4 pip	ed-point eline stages)	32, 64bit Floa (with 6, 8 pip	ating-point eline stages)	32, 64bit Floating-point (with 18, 23 pipeline stages)	
Area (slices)	36	139	293	693	504	1383
Max Freq. (MHz) achievable	250	250	140	130	250	200
Power (mW) at 100MHz	23.48	104	148.7	329	-	-

Table 1a: A comparison of addition units (Virtex2Pro-c2vp125-7)

	32, 64bit Fix (with 5, 7 pip	ed-point beline stages)	32, 64bit Flo (with 9, 11 p	ating-point ipeline stages)	64bit Floating-point (with 18, 23 pipeline stages)	
Area (slices)/Embedded multipliers	190 / 4	1024 / 16	249 / 3	775 / 10	492 / 3	1558 / 10
Max Freq. (MHz) achievable	200	130	140	130	200	200
Power (mW) at 100MHz	136.3	804	164.7	424	-	-

Table 1b: A comparison of multiplication units (Virtex2Pro-c2vp125-7)



Packed decimal



0.10₁₀ **0.00011001100110011**_{...2}



45 Lund University / EITF20/ Liang Liu 2015

Types of operations

- Arithmetic and Logic:
- Data Transfer:
- Control
- System
- Floating Point
- Decimal
- String
- Graphics

AND, ADD MOVE, LOAD, STORE BRANCH, JUMP, CALL OS CALL, VM ADDF, MULF, DIVF ADDD, CONVERT MOVE, COMPARE, SEARCH (DE)COMPRESS



Types of operations (frequency)

Rank	Instruction	Frequency
1	load	22%
2	branch	20%
3	compare	16%
4	store	12%
5	add	8%
6	and	6%
7	sub	5%
8	register move	4%
9	call	1%
10	return	1%
Total		96%

80x86 Instruction Frequency

Types of control instructions

Conditional branches Unconditional branches (jumps) Procedure call/returns



Types of control instructions

How large need the branch displacement be?



Z

Instruction format

Variable instruction format

- Compact code but the instruction decoding is more complex and thus slower
- Examples: VAX, Intel 80x86 (1-17 byte)

Operation	Address	Address	 Address	Address
# operands	specifier 1	field 1	specifier x	field x

Fixed instruction format

- Easy and fast to decode but gives large code size
- Examples: Alpha, ARM, MIPS (4byte), PowerPC, SPARC

Operation	Address	Address	Address
	field 1	field 2	field 3



Outline

Reiteration
 Instruction Set Principles
 The Role of Compilers



ISA and compiler

Instruction set architecture is a compiler target
 By far most instructions executed are generated by a compiler (exception certain special purpose processors)
 Interaction compiler - ISA critical for overall performance





ISA and compiler

Α	G	Н	I	J	K	L M	N	0	P Q	R	S	Т	U V	W	Х	Y Z	
			VDPU				VCPU			vmacAr	ray			VDEU	J		
21				A search	1			0				0				0	
20			SIC	VAIIdyD	0			0				0	Deserved			0	
19		Row O			0			0	Reserved			0	Reserved			0	
18			opcode	Neg, i	1	December		0				0				0	
17					0	Reserve	a	0				0		en_r3	Disable	0	
16					1			0			Complex	0		en_r2	Disable	0	
15			src	VArrayb	0			0	VDDU	opcode	Complex	0		en_r1	Disable	0	
14		Row 1			0			0	VDDO	swap_b	Disable	0	4.4.4	en_r0	Disable	0	
13			opcode	Neg, i	1	perm_e	n Enable	: 1		swap_a	Disable	0	ACC	reg_acc_r3	Direct	0	
12	Process				0		Baur 0	0		mul_en	Enable	1		reg_acc_r2	Direct	0	
11	prologue					1		NOW U	0		mul_sign_out	Unsigned	1		reg_acc_r1	Direct	0
10			SIC	VAIIdyD	0		Rou 0	0		add_en_l1	Enable	1		reg_acc_r0	Direct	0	
9		Row 2			0	porm in	NOW U	0		add_en_l2	Enable	1		mux_in_r23	Straight	0	
8			opcode	Neg, i	1	perm_m	Row 2	1		add_sign_l1	Signed	0	Sum	mux_in_r01	Straight	0	
7					0		NOW 5	1	VMAC	add_sign_l2	Signed	0	Sum	mux_out_r23	acc out	0	
6				WArrayB	1		Row 2	1	array	add_ctrl_l1a	Sub	1		mux_out_r01	acc out	0	
5			SIC	VAITayb	0		NOW 3	1	array	add_ctrl_l1b	Add	0		oncode	ASP	0	
4		Row 3			0	swap_e	n Disable	e 0		add_ctrl_l2a	Sub	1		opcode	ASI	1	
3			opcode	Neg, i	1			0		add_ctrl_l2b	Sub	1	Barral			0	
2					0	opcod	None	0		on coeff	Const mul	0	shift	shift	1	0	
1	Mac	- k		None	0			0		op_coen constitut	1		Shine	. 1	0		
0	IVIGS		SIC	None	0	mask_e	n Disable	e 0		coeff_shape	Column	0				1	
the second																	
Inst [HEX]			0025294	1 8			000021E	U		00001	ESA			000000	111		



The role of compilers



temp = v[k]; v[k] = v[k+1]; v[k+1] = temp;

Iw \$15, 0(\$2)
Iw \$16, 4(\$2)
sw\$16, 0(\$2)
sw\$15, 4(\$2)

0000	1001	1100	0110	1010	1111	0101	1000
1010	1111	0101	1000	0000	1001	1100	0110
1100	0110	1010	1111	0101	1000	0000	1001
0101	1000	0000	1001	1100	0110	1010	1111



The structure of a compiler

Any compiler must perform two major tasks

- Analysis of the source program
- Synthesis of a machine-language program



The structure of a compiler



The structure of a compiler



GCC optimization options

- **O0** No optimizations performed
- O1 Local optimizations such as common subexpression elimination, copy propagation, dead-code elimination etc
- O2 Global optimization, aggressive instruction scheduling, global register allocation
- O3 Inlining of procedures



GCC optimization options (individual opt.)

- Four gcc optimizations, all optimizations applied on top -O1
- -fschedule-insns local register allocation followed by basicblock list scheduling
- -fschedule-insns2 Postpass scheduling done
- -finline-functions Integrated all simple functions into their callers
- -funroll-loops Perform the optimization of loop unrolling

-falign-functions -falign-iumps -falign-labels -falign-loops -fassociative-math -fauto-inc-dec -fbranch-probabilities -fbranch-target-load-optimize -fbranch-target-load-optimize2 -fbtr-bb-exclusive -fcaller-saves -fcheck-data-deps -fcprop-registers -fcrossjumping -fcse-follow-jumps -fcse-skip-blocks -fcx-limited-range -fdata-sections -fdce -fdelayed-branch -fdelete-null-pointer-checks -fdse -fdse -fearly-inlining -fexpensive-optimizations -ffast-math -ffinite-math-only -ffloat-store -fforward-propagate -ffunction-sections -fgcse -fgcse-after-reload -fgcse-las -fgcse-lm -fgcse-sm -fif-conversion -fif-conversion2 -finline-functions -finline-functions-called-once -finline-limit -finline-small-functions -fipa-pta -fipa-pta -fipa-pure-const -fipa-reference -fipa-struct-reorg -fipa-type-escape -fivopts -fkeep-inline-functions -fkeep-static-consts -fmerge-all-constants -fmerge-constants -fmodulo-sched -fmodulo-sched-allow-regmoves -fmove-loop-invariants -fmudflap -fmudflapir -fmudflapth -fno-branch-count-reg -fno-default-inline -fno-defer-pop -fno-function-cse -fno-guess-branch-probability -fno-inline -fno-math-errno -fno-peephole -fno-peephole2 -fno-sched-interblock -fno-sched-spec -fno-signed-zeros -fno-toplevel-reorder -fno-trapping-math -fno-zero-initialized-in-bss -fomit-frame-pointer -foptimize-register-move -foptimize-sibling-calls -fpeel-loops -fpredictive-commoning -fprefetch-loop-arrays -fprofile-generate -fprofile-use -fprofile-values -freciprocal-math -frequence -fre -frerun-cse-after-loop -freschedule-modulo-scheduled-loops -frounding-math -frtl-abstract-sequences -fsched2-use-superblocks -fsched2-use-traces -fsched-spec-load -fsched-spec-load-dangerous -fsched-stalled-insns-dep -fsched-stalled-insns -fschedule-insns -fschedule-insns2 -fsection-anchors -fsee -fsignaling-nans -fsingle-precision-constant -fsplit-ivs-in-unroller



Example of compiler optimization

- Code improvements made by the compiler are called optimizations and can be classified:
 - High-order transformations: procedure inlining
 - Optimizations: dead code elimination
 - Constant propagation
 - Common sub-expression elimination
 - Loop-unrolling
 - Register allocation (almost most important)
 - Machine-dependent optimizations: takes advantage of specific architectural features



Example of compiler optimization

```
int pred(int x) {
   if (x == 0)
      return 0;
                        Procedure inlining
    else
      return x - 1;
int f(int y) {
    return pred(y) + pred(0) + pred(y+1);
 }
int f(int y) {
    int temp;
    if (y == 0) temp = 0; else temp = y
                                          - 1;
    if (0 == 0) temp += 0; else temp += 0
                                         - 1;
    if (y+1 == 0) temp += 0; else temp += (y + 1) - 1;
    return temp;
int foo(void)
```

```
int a = 24;
int b = 25; /* Assignment to dead variable */
int c;
c = a << 2;
return c;
b = 24; /* Unreachable code */
return 0;
```

Dead code elimination

int x = 14; int y = 7 - x / 2; return y * (28 / x + 2);

```
int x = 14;
int y = 7 - 14 / 2;
return y * (28 / 14 + 2);
```

```
int x = 14;
int y = 0;
return 0;
```

Constant propagation

a = b * c + g; d = b * c * e; tmp = b * c; a = tmp + g; d = tmp * e;

Common expression elimination



Example of compiler optimization

Code improvements made by the compiler are called optimizations and can be classified:

- High-order transformations: procedure inlining
- Optimizations: dead code elimination
- Constant propagation
- Common sub-expression elimination
- Loop-unrolling
- Register allocation (almost most important)
- Machine-dependent optimizations: takes advantage of specific architectural features

Almost all of these optimizations are easier to do if there are many general registers available!

- E.g., common sub/expression elimination stores temporary value into a register
- Loop-unrolling
- Procedure inlining

The impact of compiler optimization



How can you aid compiler

Rules of thumb when designing an instruction set (for general purpose processor):

- Regularity (operations, data types and addressing modes should be orthogonal)
- Generality. Provide primitives, not high-level constructs or solutions. Complex instructions are often too specialized.
- Simplify trade-offs among alternatives
- Provide instructions that bind quantities known at compile time as constants



Outline

Reiteration

- Instruction Set Principles
- □ The Role of Compilers





The MIPS64 architecture

□ An architecture representative of modern ISA:

- 64 bit load/store GPR architecture
- 32 general integer registers (R0 = 0) and 32 floating point registers
- Supported data types: bytes, half word (16 bits), word (32 bits), double word (64 bits), single and double precision IEEE floating points
- Memory byte addressable with 64 bit addresses
- Addressing modes: immediate and displacement





MIPS instructions

MIPS instructions fall into 5 classes:

- Arithmetic/logical/shift/comparison
- Control instructions (branch and jump)
- Load/store
- Other (exception, register movement to/from GP registers, etc.)



MIPS instruction example

LW	R1,60(R7)	Load word
SB	R2,41(R5)	Store byte
MUL	R2,R1,R3	Integer multiply
AND	R3,R2,R1	Logical AND
DADDI	R5,R6,#17	Add immediate
J	lable	Jump
BEQZ	R4,lable	Branch if R4 zero
JALR	R7	Procedure call



MIPS instruction format

I-type instruction



Encodes: Loads and stores of bytes, half words, words, double words. All immediates (rt - rs op immediate)

Conditional branch instructions (rs is register, rd unused) Jump register, jump and link register

(rd = 0, rs = destination, immediate = 0)

R-type instruction

6	5	5	5	5	6
Opcode	rs	rt	rd	shamt	funct

Register-register ALU operations: rd - rs funct rt Function encodes the data path operation: Add, Sub, . . . Read/write special registers and moves

J-type instruction

6 26 Opcode Offset added to PC Jump and jump and link Trap and return from exception

@ 2007 Finewier, Inc. All rights reserved



Summary

- The instruction set architecture have importance for the performance
- The important aspects of an ISA are:
 - register model
 - addressing modes
 - types of operations
 - data types
 - encoding
- Benchmark measurements can reveal the most common case
- Interaction compiler ISA important

