The Art of designing computers based on engineering principles and quantitative performance evaluations

Architecture:

- instruction set architecture
- implementation
 - organization
 - hardware

Summary: EITF20 Computer Architecture

What computer architecture?

Designing

- ISA
- Organization
- Hardware
- to meet
 - functional requirements (applications, standards, ...)
 - price
 - opwer
 - performance
 - availability
 - dependability

The role of the computer architect

Make design decisions across the interface between hardware and software in order to meet functional and performance goals.



Outline

1	Performance
2	ISA
3	Pipeline
4	Memory Hierarchy
5	I/O, RAID, Embedded processors

December 11, 2014 1 / 45

Performance of processors



A. Ardö, EIT	Summary: EITF20 Computer Architecture	December 11, 2014	5 / 45



Transistors in a CPU



Metrics of performance

- Time to complete a task (T_{exe})
 - Execution time, response time, latency
- Task per day, hour, second, ... (Performance)
 - Throughput, bandwidth

Application	\Leftarrow	Answers/month
Programming	\Leftarrow	Response time (seconds)
language	\Leftarrow	Operations/second
Compiler		
Instruction set	\Leftarrow	MIPS/MFLOPS
Data-path control	\Leftarrow	Megabytes/second
Functional units		
Transistors, wires, pins	\Leftarrow	Cycles per second (clock rate)

MIPS = millions of instructions per second MFLOPS = millions of FP operations per second

Quantitative principles

- Take advantage of parallelism
- Principle of locality
- Focus on the common case

Amdahl's law

Enhancement E accelerates a fraction F of a program by a factor S $T_{exe}(with E) = T_{exe}(without E) * [(1 - F) + F/S]$ $Speedup(E) = \frac{T_{exe}(without E)}{T_{exe}(with E)} = \frac{1}{(1 - F) + F/S}$

• Processor performance equation

Execution time = seconds/program =



A. Ardö, EIT

Summary: EITF20 Computer Architecture December 11, 2014 9 / 45

Instruction Set Architecture - ISA



Outline



Instruction Set Architecture (ISA)

ISA (Instruction Set Architecture) is the interface between software and hardware

A good interface:

- Lasts through many implementations (portability, compatibility)
- Can be used in many different ways (generality)
- Provides sufficient functionality to higher levels
- Permits an efficient implementation at lower levels

RISC - CISC

 $CPUtime = T_c * \overline{CPI} * IC$

RISC CISC

RISC (Reduced Instruction Set Computing)

- simple instructions
- MIPS, ARM, ...
- easier to design, build
- less power
- larger code size
- easier for compiler
- CISC (Complex Instruction Set Computing)
 - complex instructions
 - VAX, Intel 80x86 (now RISC-like internally), ...

Addressing modes

Are all these addressing modes needed?

- Register
- Immediate
- Displacement
- Register indirect
- Indexed
- Direct or absolute
- Memory indirect
- Auto-increment
- Auto-decrement
- Scaled

A. Ardö, EIT

Summary: EITF20 Computer Architecture

December 11, 2014 13 / 45

A. Ardö, EIT

Summary: EITF20 Computer Architecture

December 11, 2014 14 / 45

Instruction formats

 A variable instruction format yields compact code but the instruction decoding is more complex and thus slower Examples: VAX, Intel 80x86

Operation	Address	Address	 Address	Address
# operands	specifier 1	field 1	specifier x	field x

 A fixed instruction format is easy and fast to decode but gives large code size Examples: Alpha, ARM, MIPS, PowerPC, SPARC

Operation	Address	Address	Address	
	field 1	field 2	field 3	

How can you aid the compiler?

- Rules of thumb when designing an instruction set:
 - Regularity (operations, data types and addressing modes should be orthogonal)
 - Provide primitives, not high-level constructs or solutions. Complex instructions are often too specialized.
 - Simplify trade-offs among alternatives
 - Provide instructions that bind quantities known at compile time as constants

Summary - ISA

- The instruction set architecture have importance for the performance
- The important aspects of an ISA are:
 - register model
 - addressing modes
 - types of operations
 - data types
 - encoding
- Benchmark measurements can reveal the most common case
- Interaction compiler ISA important



A. Ardö, EIT	Summary: EITF20 Computer Architecture	December 11, 2014	17/

Pipelining Lessons

- Pipelining doesn't help latency of a single instruction, it helps throughput of the entire worklo ad
- Pipeline rate is limited by the slowest pipeline stage
- Multiple instructions are executing simultaneously
- Potential speedup = Number of pipe stages
 - Unbalanced lengths of pipe stages reduces speedup
 - Time to fill pipeline and time to drain reduces speedup
 - Hazards reduces speedup

Summary Pipelining - Methods

Dependencies are properties of the *program*

Whether a dependency leads to a hazard or not is a property of the *pipeline implementation*

Summary: EITF20 Computer Architecture

Dependency	Hazard	Method
Data	RAW	Forwarding, Scheduling
Name	WAR, WAW	Register Renaming
Control	Control	Branch Prediction,
		Speculation, Delayed branch
	Structural	More hardware
Precise exceptions		in-order commit
ILP		Scheduling,
		Loop unrolling

A. Ardö, EIT

December 11, 2014 18 / 45

Summary Pipelining - Implementation

Problem	Simple	Scoreboard	Tomasulo	Tomasulo +
				Speculation
	Static Sch	D	ynamic Schedul	ing
RAW	forwarding	wait (Read)	CDB	CDB
	stall		stall	stall
WAR	-	wait (Write)	Reg. rename	Reg. rename
WAW	-	wait (Issue)	Reg. rename	Reg. rename
Exceptions	precise	?	?	precise, ROB
Issue	in-order	in-order	in-order	in-order
Execution	in-order	out-of-order	out-of-order	out-of-order
Completion	in-order	out-of-order	out-of-order	in-order
Structural	-	many FU	many FU,	many FU,
hazard		stall	CDB, stall	CDB, stall
Control	Delayed	Branch	Branch	Br. pred,
hazard	br., stall	prediction	prediction	speculation

A. Ardö, EIT

Summary: EITF20 Computer Architecture

December 11, 2014 21 / 45

Pipeline with several Functional units



Basic 5 stage pipeline



A. Aldo, El Summary. El 20 Computer Alcintecture December 11, 2014 22743	A. Ardö, EIT	Summary: EITF20 Computer Architecture	December 11, 2014	22 / 45
--	--------------	---------------------------------------	-------------------	---------

Scoreboard pipeline

A. Ardö, EIT	Summary: EITF20 Computer Architecture	December 11, 2014 25 / 45	A.	Ardö, EIT	Sun	nmary: EITF20 (Computer Architecture	December 11, 2014	26 / 45
Outline			Mei	mory Hie	rarchy l	- unctic	onality		
 Performance ISA 				CPU tries to deliver it dire f not – trans memory to t f A not pres blocks , con block contai	access n ectly to the sfer a bloo the cache sent in the taining A, ning A fro	nemory a e CPU ck of me . Access memory from dis m memo	at address A. If mory words, of A in the cache T – transfer a p a k to the memo ry to cache. A	A is in the cache containing A, from a ge of memory ry, then transfer th ccess A in the car	, n the he che.
3 Pipeline				WO	ords l	olocks		pages	
Memory Hiera I/O RAID Em	Irchy			CPU Registers	C a c h e	Memory bus	Memory -	I/O bus	es
J/O, RAID, EIII	beudeu processors			Register	Cache	-	Memory	reference	e e
			Size: Speed:	500 bytes 250 ps	64 KB 1 ns		1 GB 100 ns	1 TB 10 ms	

© 2007 Elsevier, Inc. All rights reserved.

4 questions for the Memory Hierarchy

- Q1: Where can a block be placed in the upper level? (*Block placement*)
- Q2: How is a block found if it is in the upper level? (*Block identification*)
- Q3: Which block should be replaced on a miss? (*Block replacement*)
- Q4: What happens on a write? (Write strategy)

A. Ardö, EIT

Summary: EITF20 Computer Architecture

Block identification

Block replacement

- Direct mapped caches don't need a block replacement policy (why?)
- Primary strategies:
 - Random (easiest to implement)
 - LRU Least Recently Used (best)
 - FIFO Oldest

Block placement

December 11, 2014 29 / 45

Cache Performance

• 1: Address division

- 2: Set/block selection
- 2a: Tag read
- 3: Tag/Valid bit checking
- 4: Hit: Data out Miss: Signal cache miss; initiate replacement

Three ways to increase performance:

• Reduce miss rate

A. Ardö, EIT

- Reduce miss penalty
- Reduce hit time (improves T_C)

Average memory access time =

hit time + *miss rate* * *miss penalty*

Summary: EITF20 Computer Architecture

December 11, 2014 34 / 45

Δ	Ardö	FIT
	7.100,	<u> </u>

Summary: EITF20 Computer Architecture

December 11, 2014 33 / 45

Cache optimizations					
	Hit time	Band- width	Miss penalty	Miss rate	HW complexity
Simple	+			-	0
Addr. transl.	+				1
Way-predict	+				1
Trace	+				3
Pipelined	-	+			1
Banked		+			1
Nonblocking		+	+		3
Early start			+		2
Merging write			+		1
Multilevel			+		2
Read priority			+		1
Prefetch			+	+	2-3
Victim			+	+	2
Compiler				+	0
Larger block			-	+	0
Larger cache	-			+	1
Associativity	-			+	1
A. Ardö, EIT		Summary:	EITF20 Computer	r Architecture	December 11, 20

Virtual memory – concepts

- Part of the memory hierarchy:
 - The virtual address space is divided into pages
 - The physical address space is divided into page frames
 - A miss is called a page fault
 - Pages not in main memory are stored on disk
- The CPU uses virtual addresses
- We need an address translation (memory mapping) mechanism

A. Ardö, EIT	Summary: EITF20 Computer Architecture	December 11, 2014	37 / 45
--------------	---------------------------------------	-------------------	---------

Fast address translation

How do we avoid two (or more) memory references for each original memory reference?

• Cache address translations - Translation Lookaside Buffer (TLB)

VM: Page identification

Use a page table stored in main memory:

Summary memory hierarchy

Hide CPU - memory performance gap Memory hierarchy with several levels Principle of locality

virtual memory:				
Slow, big - Close to disk				
 Software 				
• TLB				
Page-table				
 Very high miss penalty ⇒ miss rate must be low 				
 Also facilitates: relocation; memory protection; and multiprogramming 				

Same 4 design guestions - Different answers

The memory hierarchy of AMD Opteron

RAID types

	RAID level	Failures tolerated	Overhead 8 data disks	comment
0	striped	0	0	JBOD, common
1	mirrored	1-8	8	high overhead
2	ECC	1	4	not used
3	bit parity	1	1	synchronized drives
4	block parity	1	1	
5	block parity distributed	1	1	common
6	row-diagonal dual parity	2	2	high availability
01	mirrored stripes	1-8	8	
10	striped mirrors	1-8	8	

Outline

Summary I/O

I/O:

- I/O performance is important!
- The task of the I/O system designer:
 - meet performance needs
 - cost-effective
 - reliability, availability
- I/O system parts
 - CPU interface
 - Interconnect technology
 - Device performance

Disks:

- Disks have moving parts leading to long service times
- RAID disk arrays provide high bandwidth, high capacity disk storage at a reasonable cost
- SSD is faster and more expensive

- Important, found everywhere, high volume
- General purpose, application specific, single purpose
- Design of hardware and software together
- Cover several areas
 - microelectronics
 - real time
 - software + hardware
 - SoC

A. Ardö, EIT Summary: EITF20 Computer Architecture

December 11, 2014 45 / 45