

# EITF20: Computer Architecture Part4.1.1: Cache - 2

Liang Liu liang.liu@eit.lth.se



Lund University / EITF20/ Liang Liu 2016

### Outline


### Reiteration

### Cache performance optimization

- Bandwidth increase
- Reduce hit time
- Reduce miss penalty
- Reduce miss rate

### Summary

### **Memory hierachy**



#### AIM: Fast as cache; Large as disk; Cheap as possible

SIGI


ORVM.CARO

A Co



# Why?

- **1980:** no cache in microprocessors
- 1995: 2-level caches in a processor package
- 2000: 2-level caches on a processor die
- **2003: 3-level caches on a processor die**



# Why does caching work?

- A program access a relatively small portion of the address space at any instant of time
- **Two different types of locality:** 
  - <u>Temporal locality</u> (Locality in Time): If an item is referenced, it will tend to be referenced again soon.
  - <u>Spatial</u> <u>locality</u> (Locality in space): If an item is referenced, items whose addresses are close, tend to be referenced soon



### **Cache measures**

#### hit rate = no of accesses that hit/no of accesses

- close to 1, more convenient with
- miss rate = 1.0 hit rate

hit time: cache access time plus time to determine hit/miss

#### **miss penalty**: time to replace a block

- measured in ns or number of clock cycles and depends on:
- latency: time to get first word
- bandwidth: time to transfer block

out-of-order execution can hide some of the miss penalty

#### Average memory access time = hit time + miss rate \* miss penalty



# Four memory hierarchy questions

Q1: Where can a block be placed in the upper level? (Block placement)

**Q2:** How is a block found if it is in the upper level?

(Block identification)

**Q3:** Which block should be replaced on a miss?

(Block replacement)

**Q4:** What happens on a write?

(Write strategy)

### Outline

### Reiteration

### Cache performance optimization

- Bandwidth increase
- Reduce hit time
- Reduce miss penalty
- Reduce miss rate
- **Summary**



# **Cache performance**

Execution Time =

 $\textit{IC} * (\textit{CPI}_{\textit{execution}} + \frac{\textit{mem accesses}}{\textit{instruction}} * \textit{miss rate} * \textit{miss penalty}) * \textbf{T}_{C}$ 

Three ways to increase performance:

- Reduce miss rate
- Reduce miss penalty
- Reduce hit time

However, remember:

Execution time is the only true measure!



# Cache performance, example

$$IC * (CPI_{execution} + \frac{mem \ accesses}{instruction} * miss \ rate * miss \ penalty) * T_C$$

Example:

miss rate (%)	1
miss penalty (cycles)	50
mem accesses instruction	k
CPI increase	<i>k</i> * 0.01 * 50



### **Sources of Cache miss**


#### A cache miss can be classified as a:

- **Compulsory miss**: The first reference is always a miss
- <u>Capacity miss</u>: If the cache memory is to small it will fill up and subsequent references will miss
- <u>Conflict miss</u>: Two memory blocks may be mapped to the same cache block with a direct or set-associative address mapping


# 3 C's



### Miss rate components – 3 C's



### Miss rate (relative) components – 3 C's




### **Miss rate components**

	Direct Mapped N-way Set Associative		Fully Associative
Cache Size	Big	Medium	Small
Compulsory Miss	Same	Same	Same
Conflict Miss	High	Medium	Zero
Capacity Miss	Low(er)	Medium	High



### **Cache size: power**



Size	Leakage	Dynamic
8M Byte	76mW	30mW



### Miss rate components – 3 C's

- Small percentage of <u>compulsory</u> misses
- Capacity misses are reduced by larger caches
- **Full associativity avoids all <u>conflict</u> misses**
- Conflict misses are relatively more important for small set-associative caches

Miss may move from one to another!




### **Block size tradeoff**

#### In general, larger block size

- Take advantage of spatial locality, BUT
- Larger block size means larger miss penalty =>Takes longer time to fill up the block
- If block size is too big relative to cache size, miss rate will go up =>Too few cache blocks

#### Average memory access time =

*hit time* + *miss rate* \* *miss penalty* 



### **Cache optimizations**

	Hit time	Band- width	Miss penalty	Miss rate	HW complexity
Simple	+			-	0
Addr. transl.	+				1
Way-predict	+				1
Trace	+				3
Pipelined	-	+			1
Banked		+			1
Nonblocking		+	+		3
Early start			+		2
Merging write			+		1
Multilevel			+		2
Read priority			+		1
Prefetch			+	+	2-3
Victim			+	+	2
Compiler				+	0
Larger block			-	+	0
Larger cache	-			+	1
Associativity	-			+	

NAL WALK

# Outline

#### Reiteration

Cache performance optimization

### Bandwidth increase

- Reduce hit time
- Reduce miss penalty
- Reduce miss rate

### Summary

### **Cache optimizations**


	Hit time	Band- width	Miss penalty	Miss rate	HW complexity
Simple	+			-	0
Addr. transl.	+				1
Way-predict	+				1
Trace	+				3
Pipelined	-	+			1
Banked		+			1
Nonblocking		+	+		3
Early start			+		2
Merging write			+		1
Multilevel			+		2
Read priority			+		1
Prefetch			+	+	2-3
Victim			+	+	2
Compiler				+	0
Larger block			-	+	0
Larger cache	-			+	1
Associativity	-			+	

RUM.CARO

0

20 Lund University / EITF20/ Liang Liu 2016

### **Pipelined Cache**



#### **Greater penalty on mispredicted branches and data hazard**




21 Lund University / EITF20/ Liang Liu 2016

### The MIPS R4000


#### 8 Stage Pipeline:

- IF first half of fetching of instruction; PC selection happens here as well as initiation of instruction cache access
- IS second half of access to instruction cache
- RF instruction decode and register fetch, hazard checking and also instruction cache hit detection
- EX execution, which includes effective address calculation, ALU operation, and branch target computation and condition evaluation
- DF data fetch, first half of access to data cache
- DS second half of access to data cache
- TC tag check, determine whether the data cache access hit
- WB write back for loads and register-register operations



Z

### **Non-blocking Cache**



#### Significantly increases the complexity of the cache controller



# **Non-blocking Cache**

#### Non-blocking cache or lockup-free

Allow data cache to continue to supply cache hits during a miss

#### "hit under miss"

 Reduces the effective miss penalty by working during miss vs. ignoring CPU requests


#### "hit under multiple miss" or "miss under miss"

- May further lower the effective miss penalty by overlapping multiple misses
- Pentium Pro allows 4 outstanding memory misses

#### Hardware (comparing to OOO exe)?

- Registers and queues for tracking multiple memory requests
- Memory that supports multiple request: like multi-band memory (or structure harzard)
- Control logic to keep track of dependencies and ensure precise exceptions

### Multi-bank




Multi-banked caches

- Divide into independent banks that can support simultaneous accesses (e.g. vector processor/SIMD)
- 4 in L1 and 8 in L2 for Intel core i7
- Works best when even spread of accesses across banks (can simultaneous access or interleaving)
- Sequential interleaving



# Improving main memory performance





#### Improves bandwidth.



# Interleaving


#### Normal







### **Excel-programmed vector processor**




#### Bandwidth

- Access two 4\*4 matrix/clk
- Each element is 4Byte
- Clock rate, 500MHz
- 64GB/s



### **Excel-programmed vector processor**







### **Flexible access**


#### Matrix storage

• Accesss row-wise or colunm-wise in one clock cycle





#### **Multi-bank memory**



Interleaved storage



# Outline

Reiteration

- Cache performance optimization
- Bandwidth increase

### Reduce hit time

- Reduce miss penalty
- Reduce miss rate
- Summary



### **Cache optimizations**

	Hit time	Band- width	Miss penalty	Miss rate	HW complexity
Simple	+			-	0
Addr. transl.	+				1
Way-predict	+				1
Trace	+				3
Pipelined	-	+			1
Banked		+			1
Nonblocking		+	+		3
Early start			+		2
Merging write			+		1
Multilevel			+		2
Read priority			+		1
Prefetch			+	+	2-3
Victim			+	+	2
Compiler				+	0
Larger block			-	+	0
Larger cache	-			+	1
Associativity	-			+	




### Reduce hit time 1: KISS (Keep It Simple, Stupid)

#### Hit time critical since it affects clock rate.

#### **Smaller and simpler is faster:**

- Fits on-chip (game changing by technology evolution)
- Simple cache allows data fetch and tag check to proceed in parallel






### Reduce hit time 1: KISS (Keep It Simple, Stupid)

#### Hit time critical since it affects clock rate.

- **Smaller and simpler is faster:** 
  - Fits on-chip (game changing by technology evolution)
  - Simple cache allows data fetch and tag check to proceed in parallel




Z




#### **Reduce hit time 2: Address translation**

Processor uses virtual addresses (VA) while caches and main memory use physical addresses (PA)




Use the virtual address to index the cache in parallel





#### **Reduce hit time 2: Address translation**


Use virtual addresses to both index cache and tag check



Processes have different virtual address spaces
 Two virtual addresses may map to the same physical address – synonyms or aliases



Dynamically find a sequence of executed instructions (including taken branches) to make up a cache block




(a) Instruction cache.

(b) Trace cache.

A trace is a sequence of instructions starting at any point in a dynamic instruction stream

It is specified by a start address and the branch outcomes of control transfer instructions





(a) Instruction cache.

(b) Trace cache.


#### Trace cache is accessed in parallel with instruction cache

- Hit ->Trace read into issue buffer
- Miss -> from instruction cache


#### Trace cache hit if

- Fetch address match
- Branch predictions match

Trace cache is NOT on the critical path of instruction fetch.



SI




VM.CARO

Integer Fetch IPC as a Function of Trace Cache Size

40 Lund University / EITF20/ Liang Liu 2016

## **Reduce hit time 4: way prediction**

- How to combine fast hit time of Direct Mapped and have the lower conflict misses of 2-way SA cache?
- Way prediction: keep extra bits in cache to predict the "way" or block within the set, of next cache access.
  - Multiplexor is set early to select desired block, only 1 tag comparison performed that clock cycle in parallel with reading the cache data
  - Miss -> check other blocks for matches in next clock cycle





## **Reduce hit time 4: way prediction**

- How to combine fast hit time of Direct Mapped and have the lower conflict misses of 2-way SA cache?
- Way prediction: keep extra bits in cache to predict the "way" or block within the set, of next cache access.
  - Multiplexor is set early to select desired block, only 1 tag comparison performed that clock cycle in parallel with reading the cache data
  - Miss -> check other blocks for matches in next clock cycle



Accuracy: 90% for 2-way and 80% for 4-way (ARM Cortex-A8)
Drawback: CPU pipeline is hard if hit takes 1 or 2 cycles

## Outline

Reiteration

- Cache performance optimization
- Bandwidth increase
- Reduce hit time
- Reduce miss penalty
- Reduce miss rate
- Summary



## **Cache optimizations**

	Hit time	Band- width	Miss penalty	Miss rate	HW complexity
Simple	+			-	0
Addr. transl.	+				1
Way-predict	+				1
Trace	+				3
Pipelined	-	+			1
Banked		+			1
Nonblocking		+	+		3
Early start			+		2
Merging write			+		1
Multilevel			+		2
Read priority			+		1
Prefetch			+	+	2-3
Victim			+	+	2
Compiler				+	0
Larger block			-	+	0
Larger cache	-			+	1
Associativity	-			+	( = ) ( = 1 + 2 ) (

RUM.CARO

0


## **Reduce miss penalty 1: Multilevel caches**

#### Use several levels of cache memory:

- The 1st level cache fast and small  $\Rightarrow$  match processing speed
- 2nd level cache can be made much larger and set-associative to reduce capacity and conflict misses
- ... and so on for 3rd and 4th level caches

#### On-chip or Off-chip?

Today 4 levels on-chip



#### Broadwell CPUID code 000306D4 Product 80658 code L1 cache 64 KB per core L2 cache 256 KB per core L3 cache 2-6 MB (shared) L4 cache 128 MB of eDRAM (Iris Pro models only) Created 2014 Transistors 14 nm transistors



## **Reduce miss penalty 1: Multilevel caches**

#### Use several levels of cache memory:

- The 1st level cache fast and small  $\Rightarrow$  match processing speed
- 2nd level cache can be made much larger and set-associative to reduce capacity and conflict misses
- ... and so on for 3rd and 4th level caches

#### On-chip or Off-chip?

Today 4 levels on-chip


AMAT = Hit Time<sub>L1</sub> + Miss Rate<sub>L1</sub> × Miss Penalty<sub>L1</sub>

Miss  $Penalty_{L1} = Hit Time_{L2} + Miss Rate_{L2} \times Miss Penalty_{L2}$ 

 $\begin{array}{l} \mathsf{AMAT} = \mathsf{Hit} \; \mathsf{Time}_{L1} + \mathsf{Miss} \; \mathsf{Rate}_{L1} \times (\mathsf{Hit} \; \mathsf{Time}_{L2} + \mathsf{Miss} \\ \mathsf{Rate}_{L2} \times \; \mathsf{Miss} \; \mathsf{Penalty}_{L2}) \end{array}$ 



## Multilevel caches: execution time




## **Multilevel caches: examples**

		Cache			
CPU	СР	L1	L2	L3	
	GHz	KB	KB	MB	
FX-51	2.2	64+64	1024	-	
Itanium 2	1.5	16+16	256	6	
Pentium 4	3.2	12+8	512	-	
(Pentium 4 EE)	3.2	12+8	512	2	
Core i7	3.5	32+32	256	8	
Phenom II	3	128	512	8	
AMD Bulldozer	4	16+64	2048	8	
IBM z196	5.2	64+128	1536	24	



## **IBM z196**





zEnterprise 196



### Reduce miss penalty 2: Write buffers, Read priority

#### Write through:

 Using write buffers: RAW conflicts with reads on cache misses (first write is still in the buffer when the LW needs the value)


SW R3, 512(	RO) ;M[512]	$\leftarrow$ R3 (cach	ne index O)
LW R1, 1024	(RO) ;R1 $\leftarrow$	M[1024] (cach	ne index 0)
LW R2, 512(	RO) ;R2 $\leftarrow$	M[512] (cach	ne index O)

- If simply wait for write buffer to empty might increase read miss penalty by 50% (old MIPS 1000)
- Check write buffer contents before read; if no conflicts, let the memory access continue
- Complicated cache control

### Reduce miss penalty 2: Write buffers, Read priority

#### Write Back:

- Read miss replacing dirty block
- Normal: Write dirty block to memory, and then do the read (very long latency and stalls the processor)
- Instead copy the dirty block to a write buffer, then do the read, and then do the write
- CPU stall less since restarts as soon as read completes






#### Reduce miss penalty 2: Write buffers, Read priority

#### Merging write buffers

- Multi-word writes more efficient to memory
- The Sun T1 (Niagara) processor, among many others, uses write merging



Write address	V		V		$\vee$		$\vee$	
100	1	Mem[100]	1	Mem[108]	1	Mem[116]	1	Mem[124]
	0		0		0		0	
	0		0		0		0	
	0		0		0		0	
		A						

N7




## **Reduce miss penalty 3: other tricks**

#### Impatience Don't wait for full block before restarting CPU

- Early restart fetch words in normal order but restart processor as soon as requested word has arrived
- Critical word first fetch the requested word first. Overlap CPU execution with filling the rest of the cache block

Increases performance mainly with large block sizes.





## **Reduce miss penalty 4: Non-blocking caches**

#### Non-blocking cache ≡ lockup-free cache

- (+) Permit other cache operations to proceed when a miss has occurred
- (+) May further lower the effective miss penalty if multiple misses can overlap
- (-) The cache has to book-keep all outstanding references –Increases cache controller complexity

#### Good for out-of-order pipelined CPUs

- The presence of true data dependencies may limit performance
- Requires pipelined or banked memory system (otherwise cannot support)




#### **Reduce miss rate/penalty: hardware prefetching**

**Goal: overlap execution with speculative prefetching to cache** 

Hardware prefetching - If there is a miss for block X, fetch also block X+1, X+2,... X+d

- Instruction prefetching
  - Alpha 21064 fetches 2 blocks on a miss (Intel i7 on L1 and L2)
  - Extra block placed in stream buffer or caches
  - On miss check stream buffer (highly possible is there)
- Works with data blocks too (generally better with I-Cache but depending on application)



Z




### **Reduce miss rate/penalty: hardware prefetching**

#### **Goal: overlap execution with speculative prefetching to cache**

#### Potential issue

- Complicated cache control
- Relies on extra memory bandwidth that can be used without penalty
- Only useful if produce hit for next reference
- May polute cache (useful data is replaced)



## Outline

Reiteration

- Cache performance optimization
- Bandwidth increase
- Reduce hit time
- Reduce miss penalty
- Reduce miss rate
- **G** Summary



## **Cache optimizations**

	Hit time	Band- width	Miss penalty	Miss rate	HW complexity
Simple	+			-	0
Addr. transl.	+				1
Way-predict	+				1
Trace	+				3
Pipelined	-	+			1
Banked		+			1
Nonblocking		+	+		3
Early start			+		2
Merging write			+		1
Multilevel			+		2
Read priority			+		1
Prefetch			+	+	2-3
Victim			+	+	2
Compiler				+	0
Larger block			-	+	0
Larger cache	-			+	1
Associativity	-			+	



## **Reduce miss rate**

#### The three C's:

- Compulsory misses in an infinite cache
- Capacity misses in a fully associative cache
- Conflict misses in an N-way associative cache

#### How do we reduce the number of misses?


- Change cache size?
- Change block size?
- Change associativity?
- Change compiler?
- Other tricks!

### Which of the three C's are affected?



## **Reduce misses 1: increase block size**


Increased block size utilizes the spatial locality
 Too big blocks increases miss rate
 Big blocks also increases miss penalty



#### Beware - impact on average memory access time

## Reduce misses 2: change associativity

Rule of thumb: A direct mapped cache of size N has the same miss rate as a 2-way set associative cache of size N/2



#### Beware - impact on average memory access time



#### Basic idea: Reorganize code to improve locality

#### Merging Arrays

Improve spatial locality by single array of compound elements vs. 2 arrays

#### Loop Interchange

Change nesting of loops to access data in order stored in memory

#### Loop Fusion

Combine two independent loops that have same looping and some variables overlap

#### Blocking

 Improve temporal locality by accessing "blocks" of data repeatedly vs. going down whole columns or rows



#### Merging Arrays

Improve spatial locality by single array of compound elements vs. 2 arrays

/\* Before \*/
int val[SIZE];
int key[SIZE];

```
/* After */
struct merge {
    int val;
    int key;
};
struct merge merged_array[SIZE];
```

#### Reduces conflicts between val and key






#### Loop Interchange

- Change nesting of loops to access data in order stored in memory
- If x[i][j] and x[i][j+1] are adjacent (row major)

```
/* Before */
for (k = 0; k < 100; k++)
for (j = 0; j < 100; j++)
for (i = 0; i < 5000; i++)
x[i][j] = 2 * x[i][j];</pre>
```



Depending on the storage of the matrix Sequential accesses instead of striding through memory every 100 words




Block (matrix multiplication)

```
/* Before */
for (i = 0; i < N; i++)
for (j = 0; j < N; j++) {
    r = 0;
    for (k = 0; k < N; k++)
        r = r + y[i][k]*z[k][j];
        x[i][j] = r;
}</pre>
```



White means not touched yet
 Light gray means touched a while ago
 Dark gray means newer accesses




© 2003 Elsevier Science (USA). All rights reserved.




```
/* After */
for (jj = 0; jj < N; jj = jj+B)
for (kk = 0; kk < N; kk = kk+B)
for (i = 0; i < N; i++)
for (j = jj; j < min(jj+B-1,N); j++) {
    r = 0;
    for (k = kk; k < min(kk+B-1,N); k++)
        r = r + y[i][k]*z[k][j];
        x[i][j] = x[i][j] + r;
}</pre>
```








## Summary of Compiler Optimizations to Reduce Cache Misses



## **Reduce misses 4: Victim cache**

## How to combine fast hit time of direct mapped yet still avoid conflict misses?



#### Victim cache operation

- On a miss in L1, we check the Victim Cache
- If the block is there, then bring it into L1 and swap the ejected value into the victim cache
- If not, fetch the block from the lower levels

#### Norman Jouppi,1990

 a 4-entry victim cache removed 25% of conflict misses for a 4 Kbyte direct mapped cache

# Used in AMD Athlon, HP and Alpha machines



## Outline

Reiteration

- Cache performance optimization
- Bandwidth increase
- Reduce hit time
- Reduce miss penalty
- Reduce miss rate

## Summary



## **Cache performance**

Execution Time =

 $\textit{IC} * (\textit{CPI}_{\textit{execution}} + \frac{\textit{mem accesses}}{\textit{instruction}} * \textit{miss rate} * \textit{miss penalty}) * \textbf{T}_{C}$ 

Three ways to increase performance:

- Reduce miss rate
- Reduce miss penalty
- Reduce hit time
- ... and increase bandwidth

remember:

Execution time is the only true measure!



## **Cache optimization**

	Hit time	Band- width	Miss penalty	Miss rate	HW complexity
Simple	+			-	0
Addr. transl.	+				1
Way-predict	+				1
Trace	+				3
Pipelined	-	+			1
Banked		+			1
Nonblocking		+	+		3
Early start			+		2
Merging write			+		1
Multilevel			+		2
Read priority			+		1
Prefetch			+	+	2-3
Victim			+	+	2
Compiler				+	0
Larger block			-	+	0
Larger cache	-			+	1
Associativity	-			+	